

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
24 October 2002 (24.10.2002)


PCT

(10) International Publication Number
WO 02/084859 A1

- (51) International Patent Classification⁷: **H03D 7/14**, (74) Agent: **LEISSLER-GERSTL, Gabriele**; Eisenführ, H04B 1/02, 1/10, Speiser & Partner, Arnulfstr. 25, 80335 München (DE).
- (21) International Application Number: PCT/EP01/04414 (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (22) International Filing Date: 18 April 2001 (18.04.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (71) Applicant (*for all designated States except US*): **NOKIA CORPORATION** [FI/FI]; Keilalahdentie 4, FIN-02150 Espoo (FI).
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (72) Inventors; and
- (75) Inventors/Applicants (*for US only*): **KIVEKÄS, Kalle** [FI/FI]; Aarnivalkeantie 5 C 43, FIN-02100 Espoo (FI). **PÄRSSINEN, Aarno** [FI/FI]; Kluuvintie 2 K 2, FIN-02180 Espoo (FI).
- Published:
— with international search report

[Continued on next page]

(54) Title: **BALANCED CIRCUIT ARRANGEMENT AND METHOD FOR LINEARIZING SUCH AN ARRANGEMENT**



(57) Abstract: The present invention relates to a balanced circuit arrangement and methods for linearizing and calibrating such a circuit arrangement, wherein linearization is obtained by introducing a load imbalance between the output branches of the balanced circuit arrangement. Thus, a controllable extraneous imbalance is created between the output loads of the balanced circuit arrangement to thereby obtain a linearization by means of even-order non-linearity.

WO 02/084859 A1

WO 02/084859 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

- 1 -

Balanced Circuit Arrangement and Method for Linearizing such an Arrangement

FIELD OF THE INVENTION

5 The present invention relates to a balanced circuit arrangement such as a balanced or double-balanced amplifier or multiplier and to a method for linearizing such an arrangement e.g. in order to attenuate spurious signals and envelope distortions in radio receivers and transmitters.

BACKGROUND OF THE INVENTION

10 In radio reception, the linearity of the receiver is an essential requirement. The linearity performance of a receiver, in general, is usually dominated by the down-conversion mixer circuits. Such mixer circuits are used to translate or convert received high frequency signals down to a lower or intermediate frequency (IF). This conversion is achieved by mixing the received signals with a locally generated oscillator signal. By choosing the local oscillator signal to be a constant amount away
15 from a selected or wanted signal in a first frequency band, the selected or wanted signal always appears at the same frequency in the intermediate frequency band. Thereby, selection of the selected or wanted signal may be facilitated by a fixed-tuned IF filter.

20 In homodyne or direct conversion receivers, the chosen intermediate frequency band is DC or zero frequency. The local oscillator then has a zero frequency separation from the selected or wanted signal. Any modulation on the selected or wanted signal that causes spectral components both above and below the nominal signal frequency becomes folded at the mixer output, as a component below the signal frequency or above the signal frequency will appear at the intermediate frequency above the nominal of zero. To allow for resolution of such folded components, two mixers are provided in a direct conversion receiver using local oscillator
25 signals that are phase offset by 90 degrees. The components above and below the nominal signal frequency then appear folded as a sum signal at one mixer output and a difference signal at the other mixer output where they may be separated
30 if desired. Such direct conversion receiver operations are described in more detail in document US 5 241 702.

However, due to non-linearities, spurious responses will be generated in the direct conversion receiver, the worst being modulation-frequency interference at the receiver's mixer output caused by a strong amplitude-modulated signal of another transceiver. This will appear even if the frequency of the interfering signal considerably deviates from the receiving frequency. These interferences are mainly caused by the second-order distortion component which contains a variable-level DC component proportional to the amplitude of the interference-causing signal. The variable amplitude signal produces at the mixer output a signal which comprises a variable DC component and the frequency of which is identical with the variation of the amplitude. The spurious frequencies may corrupt the radio reception by blocking the following signal processing stages or deteriorating the detection of the desired signal which is overwhelmed by distortion.

The spurious frequencies can be categorized to exist due to the odd- and even-order non-linearities. The even-order mixing results are suppressed by using balanced or double-balanced mixer topologies. Ideally, the even-order spurious frequencies are cancelled in balanced and double-balanced constructions. However, in practice, the canceling is imperfect. The reason is the imperfect balance due to the mismatch of respective components in the differential branches, i.e. manufacturing tolerances.

In radio receivers utilizing a direct conversion architecture or a significantly low IF, the spurious signals cannot be removed by selecting an optimal IF. Due to the existence of the even-order distortions and imbalance in the circuitry, a variable DC component proportional to the signal level and amplitude modulation depth of the interfering signal occurs. Moreover, envelope distortions are detected, the amplitude of which is also proportional to the amplitude modulation depth of the interfering signal, and the frequency of which equals to the variation of the amplitude. Thus, not only a DC offset but also a low frequency disturbance may be generated to corrupt the desired reception band. This is a particular concern in down-conversion mixers of direct conversion receivers.

Several solutions for reducing distortions in radio receivers with low IF have been proposed. Document US 5 749 051 suggests compensating unwanted terms caused by second-order intermodulation by feeding instantaneous power measurements to a signal processing unit along with the complex baseband signals. The signal processing unit then determines a complex compensation coefficient by correlating the power signal with the complex baseband signals. The complex

- 3 -

compensation co-efficient is then employed to subtract a weighted amount of the power signal from the complex baseband signal in order to cancel the unwanted second-order intermodulation distortion terms. Furthermore, document EP 0 951 138 discloses a method for attenuating spurious signals in mixer circuits by setting variable-level bias voltages and/or currents to transistors in the mixer circuits. Additionally, document GB 2 346 777 suggests switching a DC offset correction in or out of the circuitry according to the received signal strength or signal-to-noise ratio.

Furthermore, the use of a dynamic matching procedure is described by E. Bautista et al., "Improved Mixer IIP2 through Dynamic Matching", in the Digest of ISSCC 2000, pp. 376-377. According to this procedure, any undesirable second-order intermodulation distortion product generated in the mixer circuit is modulated to a frequency where it can easily be filtered off. This can be achieved by applying a periodic signal to input switches of the mixer circuit in order to modulate the received input signal. If the periodic signal is replaced by a pseudo-random signal, the undesirable second-order intermodulation distortion products can be spread over a wide range of frequencies to achieve a desired second-order input intercept point (IIP2) performance.

The second-order distortion phenomena itself and its undesired products, i.e. DC offset and envelope distortions, have not been thoroughly investigated so far. Due to lack of proper analysis of this topic, most of the solutions have been focused on the removal of the DC offset. However, even if the DC offset at the output of the mixer circuit is reduced to zero, the circuit may still be in an imbalanced condition, due to the fact that the envelope distortion itself causes a DC term which is related to other DC offsets in a complex manner.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a balanced circuit arrangement and method for linearizing such an arrangement, by means of which spurious signals and envelope distortions in radio receivers and transmitters can be reduced.

This object is achieved by a balanced circuit arrangement comprising:
first transistor means coupled via first load means to a power source;

- 4 -

second transistor means coupled via second load means to said power source;
and

linearity control means for linearizing the balanced circuit arrangement by adjusting the first and second load means into a load imbalance.

- 5 Furthermore, the above object is achieved by a method for linearizing a balanced circuit arrangement, comprising the steps of:
providing a controllable load means in at least one output branch of the balanced circuit arrangement; and
adjusting the load of the controllable load means to obtain a linearizing load imbalance in the output branches of the balanced circuit arrangement.
- 10

Additionally, the above object is achieved by a method for calibrating a balanced circuit arrangement, comprising the steps of:

- measuring a DC output level or a lowpass filtered signal level of said balanced circuit arrangement when no input signal is applied or when input signal changes
15 have only a weak effect on the measured signal;
supplying a test signal to the input of said balanced circuit arrangement and measuring the DC output level;
determining a difference between said measured DC levels; and
adjusting a load means in at least one output branch of said balanced circuit arrangement until said determined difference is minimized.
- 20

The input signal can be either connected or disconnected from the mixer input. In the former case, it should be assumed that the average level of the AM distortion in the input signal varies only a little during the calibration.

- Accordingly, envelope distortions and even-order spurious signals are controlled
25 by controlling or changing DC offset balance errors in the balanced circuit arrangement. The balance errors occur due to the mismatch of components, i.e. component manufacturing tolerances. Thereby, the balanced circuit arrangement can be linearized in terms of even-order non-linearity by introducing a controlled imbalance in the load of the balanced circuit arrangement. In particular, the invention can be applied to any balanced circuit arrangement in radio receivers and/or
30 transmitters requiring even-order linearity, such as in mobile communications devices.

- 5 -

Thus, the second-order input intercept point (IIP2) can be maximized by adjusting the loads of balanced circuit arrangement into a slight imbalance. This can be achieved by creating a controllable extraneous imbalance between the output loads of the balanced circuit arrangement. According to the measurements and
5 simulations, the IIP2 performance of the balanced circuit arrangement can be enhanced up to 30 dB. The imbalance in the DC voltage or lowpass filtered and averaged signal, generated between the output branches can then be cancelled at a later stage after the signals causing envelope or other distortions have been filtered out. The effect on other significant performance parameters is negligible due
10 to the fact that the required artificial mismatch is relatively small compared to the absolute values of the load components.

According to an advantageous development, the linearity control means may be arranged to perform the adjustment by selectively switching load elements to at least one of the first and second load means. Preferably, the load elements may
15 be weighted load elements. Thereby, the amount of load imbalance may easily be controlled by a switching control function based on corresponding control inputs. In case of a use of weighted load elements, a control based on binary control words can be implemented. Thus, the linearity control means may comprise at least one input terminal for inputting a control signal.

20 The balanced circuit arrangement may be a single- or double-balanced circuit arrangement. In general, the present invention is applicable to any mixer circuit comprising a balanced circuit arrangement, e.g. a Gilbert-cell multiplier. Furthermore, the present invention may be applied to any modulator and/or demodulator circuit, such as an IQ modulator and/or demodulator, or to any receiver and/or
25 transmitter circuit comprising e.g. a direct conversion receiver, in which a balanced circuit arrangement can be used.

According to another advantageous development, the adjusting step may be performed by selectively switching load elements of the controllable load means.

Furthermore, the adjusting step of the calibrating method may be an iterative step
30 and the difference may be monitored by an analog or by a digital signal processing routine.

In the following, the present invention will be described in greater detail based on preferred embodiments with reference to the accompanying drawings, in which:

5 Fig. 1 shows a schematic block diagram of a receiver in which the present invention can be applied;

Fig. 2 shows a circuit diagram of a Gilbert-cell multiplier as an example for a balanced circuit arrangement in which the present invention can be applied;

Fig. 3 shows a schematic block diagram of a calibration technique according to a preferred embodiment of the present invention;

10 Fig. 4 shows a flow diagram of a calibration procedure according to the preferred embodiment of the present invention;

Fig. 5 shows a circuit diagram of a load controller which can be used in the preferred embodiment;

15 Fig. 6 shows a double-balanced mixer as a preferred embodiment of a double-balanced circuit arrangement;

Fig. 7 shows a circuit diagram of a single-balanced mixer as a preferred embodiment of a single-balanced circuit arrangement;

Fig. 8 shows simulated IIP2 performance characteristics for different fixed imbalances between the output branches; and

20 Fig. 9 shows a measured trimming performance of an implemented integrated direct conversion receiver.

DESCRIPTION OF THE PREFERRED EMBODIMENT

The present invention will now be described on the basis of a single-balanced and double-balanced mixer circuit, as an examples for a balanced circuit arrangement
25 according to the present invention, which may be used in a direct conversion re-

- 7 -

ceiver for WCDMA (Wideband Code Division Multiple Access) base station applications in 3rd generation mobile communication networks.

Fig. 1 shows a block diagram of those parts of the receiver which are essential to the present invention. The receiver comprises an antenna 1 from which a signal is received and filtered by a bandpass filter 2 and amplified by an amplifier 3. The amplified signal at the radio reception frequency is then mixed to the (zero) intermediate frequency in a balanced mixer 6 according to the preferred embodiments of the present invention. A local oscillator 5 feeds a predetermined frequency to the mixer 6, such that the radio reception frequency is mixed with the determined frequency of the local oscillator 5 to obtain the (zero) intermediate frequency. The linearity of the mixer 6 is controlled by a controller 4 by adjusting the load imbalance between the output branches of the mixer 6.

Fig. 2 shows a known Gilbert-cell used as a balanced circuit arrangement in amplifiers, multipliers and mixers, such as the mixer 6 of Fig. 1. In the Gilbert-cell, two input voltages V_X and V_Y are multiplied into one output voltage V_{OUT} , i.e. the voltage difference at the outputs V_{OUT+} and V_{OUT-} corresponds to the product or multiplication of the input voltages. The first input voltage V_X is applied between the base terminals of transistors Q1, Q2 and Q3, Q4, respectively. The second input voltage V_Y is amplified by transistors Q5 and Q6. The transistors Q5 and Q6 are connected at their emitter terminals to a transistor Q7 which is controlled by a bias voltage and coupled to known potential. The output branches of the circuit are coupled to a positive operating voltage through load impedances Z_{La} and Z_{Lb} . The transistors Q1 and Q4 amplify the first input voltage V_X in a first polarity direction, and the transistors Q2 and Q3 amplify the first input voltage V_X in a second polarity direction opposite to the first polarity direction. The amplified voltages are coupled and cross-coupled, respectively, to the outputs V_{OUT+} and V_{OUT-} .

According to the present invention, the load values of the load impedances Z_{La} and/or Z_{Lb} are controlled by the controller 4 so as to introduce a load imbalance required to maximize the IIP2 performance of the multiplier or mixer circuit. It is noted that the load impedances Z_{La} and Z_{Lb} may be any load means or circuitry which provides a mechanism for adjusting the effective load value introduced into the respective output branch. Thereby, the IIP2 performance of the mixer circuit can be improved, since the DC and low-frequency effects of the envelope distortions can be compensated by the introduced load imbalance.

in general, any transceiver, receiver or transmitter circuit can be calibrated by properly adjusting the load imbalance of an included balanced circuit arrangement. A corresponding calibration method is described in the following.

- Fig. 3 shows an arrangement by means of which the calibration technique can be implemented. In particular, Fig. 3 shows a direct conversion receiver arrangement comprising a low noise amplifier (LNA) 10 which is connected to an antenna (not shown) for receiving radio frequency signals. A received radio frequency signal is supplied to a bandpass filter 20 (optional) via a switching element or switch 11. The "bandpass" filter can be a simple ac-coupling device as well. Input signal can be also switched on and off by biasing of the preceding LNA 10, instead of switch 11. After the received signal has been filtered in the bandpass filter 20, it is supplied to the mixer 6, where it is mixed with a receiving local oscillator (Rx LO) 5 of a predetermined frequency related to the radio reception frequency. The signal converted to the IF or zero frequency is supplied to a following receiver circuitry 7, comprising a test monitoring circuitry 12, where the signal is detected at one of the test nodes 13 and distortions are extracted to obtain a measurement for the second-order non-linearity performance (i.e. IIP2 performance) of the receiving or mixer circuitry. A control signal corresponding to the IIP2 performance is supplied by the test monitoring circuitry 12 to a digital signal processor (DSP) 8 which evaluates the performance and supplies a corresponding control signal or control information to the controller 4 arranged to control the load imbalance in the output branches of the mixer 6. The procedure can be done independently in both in-phase (I) and quadrature (Q) branches, e.g., in a direct conversion receiver. However, only one signal and one control path is drawn in Fig. 3.
- To obtain a reference or test signal, a transmission local oscillator (Tx LO) 50 is connected via an amplifier circuit 9 and a second switching element 14 to the input of the mixer 6. Thus, either a received radio signal or the generated test signal or both can be switched to the bandpass filter 20. The test signal can be any locally or externally generated signal.
- Fig. 4 shows a flow diagram of a calibration method according to a preferred embodiment. This calibration method is used to adjust or set the load values in the output branches of the mixer 6 by the controller 4 in order to obtain a maximum linearization of the mixer 6 by the means of even-order linearity. This calibration method can be used to calibrate the receiver circuit during a stand-by period or

- 9 -

during relatively stable reception conditions, i.e. when input signal changes have only a weak effect on the measured signal.

- After the start of the method in step S100, the switching element 11 is closed to connect the LNA 10 while no input signal is supplied to the mixer 6. In step S101, it may be considered or checked whether the receiving local oscillator 5 is switched on or off, since this may lead to different measuring results. Then, the output DC or lowpass filtered signal level of the mixer 6 is measured in step S102 by the test monitoring circuitry 12 at the respective one of the test nodes 13 and the measuring result is supplied to the DSP 8 where it may be stored. In step S103, the second switching element 14 is closed to connect to the output terminal of the amplifier circuit 9 so as to supply a sample of the test signal, e.g. the signal from the transmission local oscillator 50 in a receiver calibration, to the mixer 6, wherein the amplifier circuit 9 is arranged to provide an interface equivalent to that of the LNA 10. Alternatively, an attenuated test signal can be connected directly to the input of the LNA 10, while the second switching element 14 remains open or can be dispensed with. Due to the second-order non-linearity and imbalance in the mixer 6, a DC error voltage is generated at the output of the mixer 6. This DC error is proportional to the amplitude of the even-order spurious signal, and is measured and may be stored in the DSP 8.
- Based on the measured DC outputs, the DSP 8 provides a control to the controller 4 so as to adjust the load imbalance and thereby minimize the increment or increase in the DC voltage or in the lowpass filtered output signal at the output of the mixer 6 due to the DC error. Thus, the receiver circuit can be linearized by this DC level set control. According to Fig. 4, the calibration process may be an iterative process and the DC error can be monitored by the routines of the DSP 8 e.g. via A/D converters (not shown). After each iteration, a check is performed in step 105 as to whether a satisfactory result has been achieved, i.e. whether the circuit has been linearized to a sufficient extent. If not, step 104 is repeated. When a satisfactory result is determined in step 105, the flow proceeds to step 106 where the user or a system is informed of the system ready state.

Thus, an automatically controlled calibration of receiver, transmitter or transceiver circuits can be provided.

Fig. 5 shows a controllable adjustment block or circuitry for controlling the load value of the load elements Z_{La} . The same adjustment circuitry may be provided at

the other load element Z_{Lb} . According to Fig. 5, the load adjustment or control arrangement comprises a plurality of load elements Z_{L1} to Z_{Ln} which can be switched to be connected in parallel to the load element Z_{La} so as to decrease or increase the total load based on binary control signals provided to the control terminals ctrl1 to ctrlN. As an example, a logical signal "1" may be used to close the respective switch and to connect the respective load element in parallel to the load element Z_{La} . Thus, the load value generated by the load adjustment circuitry corresponds to the binary digits of the binary control word applied to the control terminals ctrl1 to ctrlN.

- 10 The load elements Z_{L1} to Z_{Ln} may be arranged to provide weighted loads i.e. their load values may be generated by multiplying a basic load value with an integer number. As an example, the load value of an individual load element may be generated based on the following equation:

$$Z_{Li} = 2^{(i-1)} \cdot k \cdot Z_L$$

- 15 wherein Z_L denotes a basic load value or unit load value, and k denotes an integer (1...n) selected according to the desired tuning range. Due to the fact that the above equation corresponds to the weighting of a dual number system, a direct relation between the binary control word applied to the control terminals ctrl1 to ctrlN and the generated load value can be obtained, while the control terminal ctrl1
20 corresponds to the most significant bit (MSB) and the control terminal ctrlN corresponds to the least significant bit (LSB). The adjustment circuitry comprises weighted fingers of load elements connected in parallel to a basic or original load. Each finger can be selected using the respective switch. Thus, in case resistor loads are used, the control terminal ctrlN connects the largest parallel resistor finger in parallel to the basic load Z_L to thereby obtain a minimum load change. The
25 resolution of the load adjustment control can be selected to achieve a desirable range, e.g. the resolution may be 0.1%. As determined on the basis of simulations and measurements, the total tuning range should preferably cover a range of $\pm 5\%$ of the basic or original load value.
- 30 In complex receiver, transmitter or transceiver arrangements, each mixer, modulator or other balanced circuit arrangement can be adjusted separately. The calibration sequence may include counting of digital codes for adjusting the load imbalance, wherein measurements are swapped until the accepted level is reached.

- 11 -

Fig. 6 shows a double-balanced multiplier mixer circuit similar to the Gilbert-cell shown in Fig. 2, wherein the bias adjusting transistor Q7 has been removed. Nevertheless, the circuitry of Fig. 6 may as well include the bias adjusting transistor Q7.

- 5 According to the embodiment of Fig. 6, both loads Z_{La} and Z_{Lb} can be adjusted by respective load adjustment circuits C+ 41 and C- 42 respectively, connected in parallel to the respective load in the respective output branch. Thus, an individual or branch-selective load adjustment can be performed by the controller 4. Both load adjustment circuits 41 and 42 may be arranged as shown in Fig. 5.
- 10 As can be gathered from Fig. 6, a local oscillator voltage V_{LO} generated by the receiving local oscillator 5 is applied between the base terminals of the transistors Q1 and Q2 and between the base terminals of transistors Q3 and Q4, while a radio reception frequency voltage V_{RF} obtained from the LNA 10 is supplied between the base terminals of the transistors Q5 and Q6. Thereby, the output voltage V_{OUT} between the collector terminals of the transistors Q1 and Q3 and the
- 15 transistors Q2 and Q4 corresponds to a multiplication of the local oscillator voltage V_{LO} and the radio reception frequency voltage V_{RF} . The load value can be trimmed in both output branches to obtain a desired load imbalance.

- Fig. 7 shows an embodiment of a single-balanced mixer or multiplier circuit, where the load of only one output branch can be adjusted by the controller 4. In particular, a load adjustment or control circuit C+ 41 is connected in parallel to the load Z_{La} of one output branch. Thus, load trimming is performed in one output branch. In this case, the load value of the other load Z_{Lb} should be selected according to the following equation:
- 20

25
$$Z_{Lb} = Z_{La} \cdot (1 - 0.5 \Delta z),$$

wherein Δz indicates the tuning range of the load adjustment circuit 41 in percentages relative to the actual load. Thereby, an adjustment of the load imbalance is possible by the same amount in both directions.

- It is noted that both single-balanced and double-balanced mixers can be linearized by trimming in either both output branches or one of the branches
- 30

Fig. 8 shows characteristics of a simulated IIP2 performance of a mixer circuit versus the mismatch in the load values or resistances, achieved by the load adjustment circuits 41 and/or 42. The different characteristics have been obtained for different fixed imbalances in the mixer circuit. The behavior is similar and repeat-
5 able for both single-balanced and double-balanced mixer circuits or other balanced circuit arrangements. As can be gathered from Fig. 8, depending on the initial fixed imbalances, which may be the result of component mismatches, the performance peaks of the IIP2 performance are located at different percentual load mismatch values. Thus, if the corresponding load mismatch value is intro-
10 duced into the mixer circuit, an optimized IIP2 performance can be achieved.

Fig. 9 shows a measured trimming performance of an implemented integrated direct conversion receiver. According to Fig. 9, the measuring results correspond to the simulated characteristics shown in Fig. 8. In particular, a sharp peak in the IIP2 performance of the direct conversion receiver is obtained at a load mismatch of
15 approximately 0.7%. Thus, the iterative calibration procedure will lead to a load adjustment to achieve this optimal load mismatch.

It is noted that the present invention is not restricted to the concrete circuit arrangements described in the preferred embodiments. The load adjustment may be performed by any control means or elements which are suitable to change or control load values in at least one of the respective output branches. In particular, the
20 load adjustment may be realized by active elements such as bipolar or unipolar transistors, diodes or other semiconductor elements. Furthermore, the balanced circuit arrangement may be provided in IQ modulators, multi-carrier or multi-frequency receiver and/or transmitter systems. Furthermore, the calibration signals
25 used for adjusting the load adjustment circuit can be obtained by using modulated carriers to allow for a greater flexibility of calibration. The measuring of the DC level or the lowpass filtered test signal may be performed solely by the DSP 8, such that the test monitoring circuitry 12 can be dispensed with. The above preferred embodiments may thus vary within the scope of the attached claims.

- 13 -

Claims

1. A balanced circuit arrangement comprising:
 - a) first transistor means (Q1, Q3) coupled via first load means (Z_{La} , 41) to a power source;
 - 5 b) second transistor means (Q2, Q4) coupled via second load means (Z_{Lb} , 42) to said power source; and
 - c) linearity control means (41, 42) for linearizing said balanced circuit arrangement by adjusting said first and second load means into a load imbalance.
- 10 2. A circuit arrangement according to claim 1, wherein said linearity control means (41, 42) are arranged to perform said adjustment by selectively switching load elements (Z_{L1} to Z_{LN}) to at least one of said first and second load means.
- 15 3. A circuit arrangement according to claim 2, wherein said load elements (Z_{L1} to Z_{LN}) are weighted load elements.
4. A circuit arrangement according to any one of the preceding claims, wherein said linearity control means comprise at least one input terminal (ctrl1 to ctrlN) for inputting a control signal.
- 20 5. A circuit arrangement according to any one of the preceding claims, wherein said balanced circuit arrangement is a double-balanced circuit arrangement.
6. A mixer circuit comprising a balanced circuit arrangement as claimed in any one of the preceding claims.
- 25 7. A mixer circuit according to claim 6, wherein said mixer circuit is a Gilbert-cell multiplier.
8. A modulator and/or demodulator circuit comprising a balanced circuit arrangement as claimed in any one of claims 1 to 5.



9. A modulator and/or demodulator circuit according to claim 8, wherein said modulator and/or demodulator circuit is an IQ modulator and/or demodulator.
- 5 10. A receiver and/or transmitter circuit comprising a balanced circuit arrangement as claimed in any one of claims 1 to 5.
11. A receiver and/or transmitter circuit according to claim 10, wherein said receiver and/or transmitter circuit comprises a direct conversion receiver.
12. A method for linearizing a balanced circuit arrangement, comprising the steps of:
 - 10 a) providing a controllable load means (41, 42) in at least one output branch of said balanced circuit arrangement; and
 - b) adjusting the load of said controllable load means (41, 42) to obtain a linearizing load imbalance in the output branches of said balanced circuit arrangement.
- 15 13. A method according to claim 12, further comprising the step of canceling a DC voltage or lowpass filtered and averaged signal imbalance between said output branches after other distortion signals have been filtered out.
14. A method according to claim 12 or 13, wherein said adjustment step is performed by selectively switching load elements (Z_{L1} to Z_{LN}) of said controllable load means (41, 42).
20
15. A method according to claim 14, further comprising the step of providing said load elements (Z_{L1} to Z_{LN}) with weighted load values.
16. A method for calibrating a balanced circuit arrangement, comprising the steps of:
 - 25 a) measuring a DC output level or lowpass filtered signal level of said balanced circuit arrangement when no input signal is applied or when input signal changes have only a weak effect on the measured signal;
 - b) supplying a test signal to the input of said balanced circuit arrangement and measuring the DC output level;
 - 30 c) determining a difference between said measured DC levels; and

- 15 -

d) adjusting a load means (41, 42) in at least one output branch of said balanced circuit arrangement until said determined difference is minimized.

- 5 17. A method according to claim 16, wherein said adjusting step is an iterative step and said difference is monitored by a digital signal processing routine.
18. A method according to claim 16 or 17, wherein said adjusting step is performed by selectively switching load elements of said load means (41, 42).
- 10 19. A method according to any one of claims 16 to 18, wherein said calibrating method is used to calibrate a mixer circuit or modulator of a direct conversion receiver.

1 / 5

**Fig. 1****Fig. 2**

2 / 5




Fig. 3




Fig. 4

3 / 5




Fig. 5




Fig. 6

4 / 5




Fig. 7





Fig. 8

5 / 5

**Fig. 9**

INTERNATIONAL SEARCH REPORT

International Application No

P EP 01/04414

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H03D7/14 H04B1/02 H04B1/10

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03D H04B H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

PAJ, INSPEC, EP0-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 09, 30 July 1999 (1999-07-30) & JP 11 122046 A (NEC CORP), 30 April 1999 (1999-04-30) abstract ---	1-9
A	EP 0 998 025 A (ST MICROELECTRONICS SRL) 3 May 2000 (2000-05-03) page 3, line 5 -page 5, line 23 ---	1-9
A	US 5 844 449 A (ABENO ICHIRO ET AL) 1 December 1998 (1998-12-01) column 1, line 8 -column 3, line 33 ---	1-9
A	US 5 584 066 A (OKANOBU TAIWA) 10 December 1996 (1996-12-10) column 4, line 56 -column 6, line 2 ---	1-7, 11-19
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

20 December 2001

Date of mailing of the international search report

24. 01. 2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Antonio Farieta

INTERNATIONAL SEARCH REPORT

International Application No

F EP 01/04414

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>US 5 590 411 A (SROKA PETER ET AL) 31 December 1996 (1996-12-31) column 1, line 11 -column 2, line 57 -----</p>	<p>1-7, 11-19</p>

INTERNATIONAL SEARCH REPORT

formation on patent family members

International Application No

P... EP 01/04414

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
JP 11122046	A	30-04-1999	JP	3050185 B2	12-06-2000
EP 0998025	A	03-05-2000	EP	0998025 A1	03-05-2000
US 5844449	A	01-12-1998	JP	10247952 A	14-09-1998
US 5584066	A	10-12-1996	JP	7111471 A	25-04-1995
			CN	1118535 A ,B	13-03-1996
US 5590411	A	31-12-1996	NONE		

